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1Comparison of Pinning Voltage Estimation Methods
in Pinned Photodiode CMOS Image Sensors
A. Pelamatti, V. Goiffon, Member, IEEE, A. De Ipanema Moreira, P. Magnan, Member, IEEE, C. Virmontois,
Member, IEEE, O. Saint-Pe´, M. Breart de Boisanger
Abstract—The pinning voltage is a key design parameter in
Pinned Photodiode CMOS Image Sensors which significantly
affects the device performances and which is often used by manu-
facturers to monitor production lines and for the optimization of
technological processes. This work presents a comparative study
of pinning voltage estimation methods, which are based both on
electrical measurements performed on isolated test structures
(or on test structures arrays) and on in-pixel measurements.
It is shown, with the support of simulations and experimental
measurements, that not all the estimation methods provide an
absolute value of the pinning voltage. Moreover, this work
demonstrates that the commonly accepted theoretical definition of
the pinning voltage does not correspond to the physical parameter
which is measured with the existing methods.
Index Terms—CMOS Image Sensor, CIS, pinned photodiode,
PPD, Pinning Voltage, characterization.
I. INTRODUCTION
P Inned Photodiode (PPD) CMOS Image Sensors (CIS)[1], are currently the main imaging technology for both
scientific and commercial applications. The extremely fast
ascent of these devices over more mature imaging technologies
can be explained by both their low cost (with respect to
Charge Coupled Devices) and outstanding noise performances
compared to standard 3-transistors active pixel sensors (3T
APS). A schematic drawing of a 4-transistors (4T) PPD-CIS
pixel is shown in Fig. 1a. The pixel is composed of a PPD,
which is the photosensitive element, a floating diffusion (FD)
which is responsible for the charge-to-voltage conversion,
and four other transistors (T1, T2 , T3 and TG in Fig. 1a),
which correspond to the reset transistor, the source follower
transistor, the column selection transistor and the transfer gate,
respectively. The latter enables charge confinement within the
PPD (TG off) during charge integration and charge transfer
from the PPD toward the FD (TG on) for readout of the signal.
The peculiar “sandwiched” structure of the PPD (formed by
a double p+np junction) brings two main advantages with
respect to 3T APS:
• It strongly reduces the dark current of the device (by
isolating the PPD depletion region from the generation
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Fig. 1. (a) Schematic representation of a PPD pixel. The schematic potential
diagrams along the cut A-A’ at equilibrium and after charge transfer are
shown in (b) and (c), respectively. The schematic energy band diagrams along
the cut B-B’ at equilibrium and at full depletion conditions are shown in
(d) and (e), respectively. The dashed curves in (e) represent the bands at
equilibrium condition. FD stands for floating diffusion and TG for transfer
gate. Na pin and Nd PPD are the doping concentrations of the p-type pinning
implant and of the n-type PPD implant, respectively. p-epi stands for p-
type epitaxy.Vbi is the built-in voltage, ∆Φmax and ∆Efnmax/q are the
maximum variations of the electrostatic potential of the electron quasi-Fermi
levels between equilibrium and full-depletion conditions, respectively [2]. q
is the elementary charge.
centers located at the Si-SiO2 interface).
• It enables a “confinement” of the PPD potential between
the substrate potential and the pinning voltage (Vpin),
which therefore represents the maximum PPD potential.
As a result, true charge transfer can be implemented,
whereas only charge sharing is possible in 3T APS.
The Vpin plays a crucial role in the design of PPD CIS
2and often involves design trade-offs depending on the target
application. In particular:
• A large Vpin value results in a large equilibrium full well
capacity (EFWC) [3], which represents the maximum
charge that can be stored by the PPD in dark conditions
with the TG in accumulation mode (Fig. 1b and 1c).
• On the other hand, a small Vpin value often results in
better charge transfer efficiency performances for given
VDDRST and TG biasing conditions.
This work addresses the definition and physical modelling
of Vpin and discusses the working principle and the physical
foundation of Vpin estimation methods used in the CIS com-
munity. In particular, it is shown that some methods provide
arbitrary Vpin values, which depend on the experimental set-
up. Moreover this study showed that the commonly accepted
theoretical definition of the pinning voltage does not corre-
spond to the physical parameter which is measured with the
existing methods. This study is supported by both TCAD
simulations and experimental data.
II. PINNING VOLTAGE: PHYSICS AND DEFINITION
The pinning voltage is commonly defined as the maximum
deviation of the electron quasi-Fermi potential ∆Efnmax/q
between equilibrium (the PPD is as full as it can be in
dark conditions) and full depletion conditions [4] (where it is
assumed that the PPD is fully empty of minority carriers).The
electron quasi-Fermi level Efnmax is related to the concentra-
tion of minority carrier in the PPD nPPD as [2]:
nPPD = nie
(Efn−Ei)/kT (1)
with ni the intrinsic carrier concentration, Ei the intrinsic
Fermi level (at equilibrium), k the Boltzmann constant and
T the temperature. In TCAD simulations, however, Vpin is
often retrieved as the maximum variation of the electrostatic
potential ∆Φmax [1], [5] (i.e. the deviation of the conduction
band). As shown in the band diagrams in Fig. 1d and 1e, these
two parameters (∆Efnmax/q and ∆Φmax) represent two very
different physical parameters which can differ, as discussed in
this work, of several hundreds of mV.
A. TCAD simulations
To gain a better insight on how the PPD potential (VPPD)
and the PPD charge (QPPD) change as a function of the
biasing potential applied to the PPD, a possible approach is to
simulate the structure in Fig. 2a, which corresponds to a PPD
biased by means of two n+ implants located at both sides
of the photodiode, i.e. to a Junction Field Effect Transistor
(JFET) implemented with typical PPD implants (which will be
referred to here as PPD-JFET structure). With respect to a full
pixel (PPD+TG+FD), simulating a PPD-JFET structure has
the advantage of allowing a symmetrical biasing of the PPD
channel and guarantees that the potential applied to the PPD
is not affected by the non-idealities of the TG. As addressed
in this work, such JFET test structures represent a useful
experimental tool to gain a better insight in the PPD physics
and to optimize PPD technological processes. For this reason,
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Fig. 2. (a) Cross section of the simulated PPD-JFET structure. The device
is a 3D partially pinned PPD biased by means of two n+implants located at
both side of the PPD channel, with WJFET = 2µm and LJFET = 10µm.
(b) PPD maximum electrostatic potential Φ, maximum Efn and maximum
electron density QPPD (plotted in linear and logarithmic scales) as a
function of the injection potential applied to the PPD by means of two
n+ implants. Three main working regions can be identified: a linear region
(Vinj < ∆Φmax), a logarithmic region (Efnmax > Vinj > ∆Φmax) and a
full depletion region(Vinj > Efnmax). The corresponding potential diagrams
are schematized in (c).
Vpin is sometimes referred to as “pinch-off voltage” in analogy
to the pinch-off voltage Vp of JFETs [6].
Figure 2b shows the maximum PPD electrostatic potential
Φ, maximum electron quasi-Fermi level Efn (divided by q
for unit consistency) and maximum electron density QPPD
(plotted in linear and logarithmic scales) as a function of the
injection potential (Vinj) applied to a 3D PPD-JFET structure,
such as the one in Fig.2a. At small injection potentials, both
Φ and Efn increase as the reverse voltage Vinj applied to
the p-n junction is increased [2]. As discussed in [7], the
PPD capacitance can be considered roughly constant in this
region, which explains the linear drop of QPPD with Vinj. If
Vinj is further increased, the n-region of the PPD becomes
eventually fully depleted and the electrostatic potential cannot
increase any more. The saturation of the electrostatic potential
corresponds to the biasing condition Vinj = ∆Φmax. Note that
the depletion condition does not imply that all minority carriers
have been removed from the PPD, but only that the minority
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Fig. 3. PPD maximum electrostatic potential Φ, maximum Efn and maximum
electron density QPPD (plotted in linear and logarithmic scales) as a function
of the injection potential applied to the FD of a PPD pixel with the TG on.
The photodiode is a square 2.5µm × 2.5µm PPD. The TG is 2.5µm large
and 0.7µm long. Both the FD and the TG are biased at 3.3V.
carrier concentration is negligible with respect to the impurity
concentration [2]. In particular, residual electrons can be
injected in the PPD due to thermionic emission of carriers [8]
from the n+ regions toward the PPD channel (or from the TG
channel, in the case of a full PPD pixel). For Vinj > ∆Φmax,
as long as the PPD is not empty, Efn/q still increases linearly
with Vinj (Efn comes closer to the conduction band [2]).
Since thermionic emission is an exponential function of the
electrostatic barrier seen by electrons, in this region QPPD
is an exponential function of Vinj. Eventually, thermionic
emission becomes negligible and the PPD becomes empty of
minority carriers. This point corresponds to Vinj = ∆Efnmax/q
on the simulated characteristic (QPPD and Efn plateaus).
As a comparison, figure 3 shows the TCAD simulation of
the maximum PPD electrostatic potential Φ, the maximum
electron quasi-Fermi level Efn and the maximum electron
density QPPD (plotted in linear and logarithmic scales) as a
function of the injection potential (Vinj) applied to the FD
of a 3D PPD pixel structure (with the TG on and biased at
3.3V). By comparing Fig. 3 to Fig. 2b, it can be observed that
very similar ∆Φmax (here about 0.72V) can be estimated by
simulating a PPD pixel and a PPD-JFET structure. However,
it can also be observed that in the simulated PPD pixel all
charges cannot be successfully extracted from the PPD. This
can be explained by the presence of a residual potential barrier
at the PPD TG interface due to a non perfect tuning of the
doping implants profiles and overlaps [9], [10]. As a result,
the ∆Efnmax/q estimated in Fig. 3 does not correspond to
a fully empty condition. Because of the dependence of the
simulation results on the TG characteristics and on the applied
biasing voltages, the simulation of the simpler symmetrically
biased PPD-JFET structure is probably to be preferred for the
optimization of the PPD doping profiles or when the detailed
technological characteristics of the TG are unknown.
B. Definition
Based on the TCAD simulations, it can be inferred that
defining the pinning voltage as ∆Efnmax/q is suitable when
referring to the condition at which all charges have been
removed from the PPD. In particular, ∆Efnmax/q corresponds
to the TG channel potential that must be applied to completely
empty the PPD. However, due to the presence of design
traps [9], such as a potential barrier or a potential pocket,
which prevent the transfer of electrons from the PPD to the
FD, this parameter is strongly affected by the design of the
TG. Therefore ∆Efnmax/q does not truly represents a “PPD
parameter”. Note also that if we assume that the PPD is
“empty” when the PPD charge is about (or below) 1e−, the
value of ∆Efnmax/q (which is a function of the electron
density in the PPD), will vary depending on the PPD size
since the larger is the PPD, the lower is the charge density
corresponding to the condition when 1e− is left in the PPD.
On the other hand ∆Φmax mainly depends on the PPD
design (geometry and doping profiles) and on the working
temperature [3]. In particular, on the condition that the PPD
width and length are large enough to neglect geometrical
modulation effects [11], ∆Φmax does not depend on the PPD
surface. Secondly, this parameter corresponds to the PPD
potential floor, which can be a useful reference to adjust the
TG and FD doping profiles and biasing voltages to ensure an
optimum charge transfer. Furthermore, as discussed in section
III, most of the existing pinning voltage estimation methods
allow measurement of ∆Φmax and not of ∆Efnmax/q. Based
on these considerations, in the following, Vpin has been defined
as ∆Φmax.
III. REVIEW OF THE MAIN PINNING VOLTAGE
ESTIMATION METHODS
Pinning voltage measurements are often used in the industry
to monitor production lines and for the optimization and de-
velopment of technological processes. As none of the existing
Vpin estimation methods has yet been officially identified as
a “golden standard”, each manufacturer measures the pinning
voltage with custom developed techniques. In particular, in the
CIS community, Vpin is estimated based on:
1) Electrical measurements performed on isolated test
structures or on test structures arrays. These methods
can be divided into:
• JFET-based extraction methods [12]–[14], where
Vpin is extracted as the pinch-off voltage Vp [6] of
JFET test structures implemented with typical PPD
implants (such as the ones in Fig.4a and Fig.4b).
• Capacitance measurements [15].
2) In-pixel measurements [7], [16]–[18], where Vpin is
measured directly on full PPD pixels arrays.
A. Devices under test
All the tested devices have been designed in commercially
available 0.18 µm PPD CIS technologies. For practical rea-
sons, the tested PPD-JFET structures have been designed on
two different foundries, which will be referred to as foundry
A and foundry B. The experimental data presented is section
III-B5 have been obtained on a third PPD technology and are
a courtesy of Lahav Assaf, from TowerJazz. When known,
the geometrical details and the dimensions of the tested
JFET structures are specified in the different sections. In-
pixel measurements have been performed on a 4T 64 × 128,
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Fig. 4. Schematic drawing of a PPD-JFET structure (a) and of a TG-PPD-
JFET structure (b), both implemented with typical PPD implants.VD, VS are
the biasing voltages applied to the source and drain of the JFETs. VTG is the
biasing voltage applied to the TG of TG-PPD-JFET.
7 µm-pitch, pixels array (designed in foundry A) with a square
2.5 µm×2.5 µm PPD, a long TG and a long FD (both 2.5 µm
wide) on one side. The TG is 0.7 µm wide. The charge-to-
voltage (CVF) conversion factor is about 20 µV/e−.
B. Test structure methods
Different approaches, based on very different physical
principles, are used today to estimate Vpin on isolated test
structures. This section discusses the physical principle of
some of the most commonly used methods.
1) The Square root method: The square root (Sqrt.) method
[12] is a well established JFET pinch-off voltage (Vp) char-
acterization technique. The corresponding experimental set-up
is shown in Fig. 5a. The method is based on the resolution of
JFET equations at saturation [6]:
IDS = IDSS
(
1− VSG
Vp
)2
(2)
where VSG is the source-to-gate biasing voltage (with VG the
substrate biasing voltage and VSG > 0), IDS is the saturation
drain-to-source current, and IDSS is the IDS saturation current
measured for VSG = 0. Note that for the purpose of clarity, Vp
is defined here as a positive quantity (whereas in [6] it is de-
fined as a negative quantity). Figure 5b shows the experimental
extraction of Vp from the square root characteristic obtained
on a PPD-JFET (Fig. 4a). Vp is estimated as the intersection
of the tangent to the square root characteristic with the x-axis.
The linear fitting is performed at small VSG biasing voltages
(of the order of a hundred mV), which correspond to high
current values (here of the order of a few µA), therefore this
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Fig. 5. (a) Equivalent circuit of the test set-up used in the Sqrt. method [12].
(b) Square root of the drain to source current (IDS) as a function of the gate to
source biasing voltage VSG measured on a PPD-JFET structure (square root
characteristic). A constant biasing voltage VDS = 2 V) is applied between
drain and source. The pinch-off voltage Vp of the JFET is extracted as the
x-intercept of the tangent to
√
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a PPD-JFET (foundry A) with WJFET
LJFET
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.
measurement should not be affected by the current resolution
of the set-up (here about 100 fA). Note however, that since
a large voltage (2 V) is applied between source and drain,
the Sqrt. method should be used only on long PPD-JFET
structures to avoid the drain potential affecting the potential
at the source (equivalent of short channel effects in MOS
transistor [8]). This can be considered as a strong limitation of
this technique, as designers aim at estimating Vpin in structures
which are as close as possible to real pixels. However, since
standard JFET structures usually include n+ implants at both
sides of the PPD (to implement the source and the drain of
the JFET), none of the JFET-based methods discussed in this
work truly allows to observe the effect of the PPD length on
Vpin. Therefore only Vpin variations with the PPD width [11]
can be monitored with PPD-JFET devices. Figure 6 shows
a square root characteristic simulated in TCAD. The PPD-
JFET structure is the same as the one simulated Fig. 2. It
is important to note that TCAD simulations have not been
calibrated to match experimental data, therefore absolute Vpin
values should not be compared. As it can be observed, the
pinning voltage estimated with the Sqrt. method gives a good
estimate of the ∆Φmax value of the simulated structure (here
∆Φmax ≈ 0.72V and Vp ≈ 0.68V) and can thus be considered
as a suitable technique for the estimation of the absolute value
of Vpin.
To respect design rules and to approach as much as possi-
ble in-pixel conditions, PPD-JFET isolated structures can be
designed with a TG on both source and drain sides1 (Fig.
4b). These structures are referred to here as TG PPD-JFET
structures. Figure 7 shows the square root characteristic mea-
sured on a TG-PPD-JFET. As can be observed, the measured
current varies significantly with the TG biasing voltage. This
behaviour is due to the fact that the JFET is in series with two
TGs, which are often designed with an asymmetrical channel
doping (to avoid charge spill back [19] toward the PPD) and
present a strong channel resistance when electrons move from
1Or with only one TG on one side. In this case the PD is partially pinned.
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Fig. 6. Square root of the drain to source current (IDS) as a function of the
gate to source biasing voltage VSG simulated for the same JFET structure as
in Fig. 2 (WJFET = 2µm and LJFET = 10µm).
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the pinning voltage on a TG-PPD-JFET structure with the Sqrt. method. (b)
Square root of the drain to source current IDS as a function of the gate to
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, respectively. As can be observed, IDS always
depends on VTG, therefore no meaningful Vpin can be extracted on this type
of devices.
the FD toward the PPD (maximum currents of the order of
a few µA have been measured on TG test transistors with
WTG
LTG
= 10 µm0.7 µm ). This means that depending on the tuning of
the technology and of the current gains (i.e. of the W/L ratios)
of both the TG and the JFET, the measured output current
can be either limited by the JFET or the TG. In the latter
case, the estimated Vpin values are meaningless. Therefore
these structures are not recommended for the estimation of
the pinning voltage.
2) The Floating Source Method: The floating source (FS)
method [14] consists in leaving the source of a PPD-JFET
structure floating and in monitoring its source potential VS
as a function of the biasing voltage applied to the drain
(VD). During the measurement, a current Iout is forced at the
source2. The equivalent circuit of the test set-up is shown in
Fig. 8a. This method is based on the assumption of a “on-
off” behaviour of the JFET. In particular it is assumed that, as
long as VSG < Vp, the JFET is “on” and VS follows VD (since
the capacitance of the floating source is charged by a current
2Note that if Iout is too small, the effective output current will be the
leakage current of the experimental set-up.
0.2
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
-10nA
-1nA
-10pA
-1pA
10pA
1pA
-100pA
10nA
1nA 100pA
VD (V)
V
S
(V
)
(b)
Fig. 8. (a) Equivalent circuit of the test set-up for the floating source (FS)
extraction method discussed in [14]. Iout can be due to parasitic leakage
currents or can be forced during the measurement. (b) Source potential (VS) as
a function of the drain potential (VD) measured on a PPD-JFET structure for
different Iout values with the FS method [14]. As can be observed, depending
on Iout, an arbitrary Vp can be estimated with this method. As illustrated
by the schematic diagrams in (c) and (d), if VD < Vp, the current charging
the source capacitance (IC) becomes zero when IJFET = Iout, whereas
if VD > Vp the JFET is in sub-threshold conduction and the measured VS
depends on Iout and on the hold time tH between two VD steps. The tested
device is a PPD-JFET with WJFET
LJFET
= 10 µm
20 µm
(foundry B).
IDS > 0). VS eventually stops following VD. Since the JFET
is considered to be “off” (IDS = 0) at pinch-off (i.e. when
VSG ≥ Vp), Vp is extracted as the VS potential at saturation.
Figure 8b shows the VS potential as a function of VD mea-
sured for different Iout values. As can be observed, arbitrary
Vp values can be estimated with this method depending on
Iout. This behaviour is due to the fact that, in practice, IDS is
never zero, as there is always a sub-threshold current flowing
in the JFET due to the net thermionic emission of electrons
from the source toward the channel [20]. As a result, VS will
follow the VD potential even after pinch-off. In particular:
• For VD < Vp (Fig. 8c), the current charging the source
capacitance (IC) becomes zero when IJFET = Iout.
• For VD > Vp (Fig. 8d), the JFET is in sub-threshold
conduction and the measured VS depends on Iout (and
on the hold time before the sampling of the VS value).
It should also be noted that since the saturation of the VS curve
depends on a current balance (and therefore on the amount of
current flowing in the JFET), different Vp values are to be
expected for two devices with the same width and different
lengths (whereas they should have the same Vp if LJFET was
larger than a few µm).
3) Current Method: In the extraction method used in [13],
a small voltage difference is applied between VD and VS
(10 mV), and IDS is monitored while the VD potential is
increased with respect to VG. Vp is estimated as the VS poten-
tial at which the IDS current reaches a certain percentage (for
example 1%) of the initial current value [21]. The equivalent
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Schematic potential diagram for (c) VD < Vp and (d) VD < Vp.
circuit of the test set-up is shown in Fig. 9a. This method
is referred to here as the Current (Cu.) method. Unlike the
Sqrt. method, the Cu. method is not based on the resolution
of JFET equations and like the FS method, it is based on the
assumption of an “on-off” behaviour of the JFET. By looking
at the IDS characteristic in Fig. 9b in logarithmic scale, we
can see that the zero current condition cannot be reached (as
the minimum measurable current corresponds to the accuracy
of the test set-up). Furthermore, since the characteristic is
non-linear, the “zero” value cannot be estimated by a linear
fit of the curve (while it is the case for the Sqrt. method).
In can also be observed that the Cu. method provides an
overestimation of Vp with respect to the one estimated with the
Sqrt. method (indicated as Vpsqrt in the figure). In addition,
it can also be observed that the biasing condition at which
VSG = Vpsqrt roughly corresponds to the transition of the
IDS characteristic into the sub-threshold region. This transition
corresponds to the moment when the conduction between
source and drain starts to be dominated by the thermionic
emission of electrons from the source toward the JFET channel
(i.e. when VPPD reaches Vpin). Therefore, the experimental
set-up proposed in [13] is suitable for the estimation of Vp,
as long as the pinch-off voltage is estimated as the potential
at which the I-V characteristic enters the logarithmic region
and not when the current becomes “zero”. This approach does
not provide an accurate and unique Vp value (as there is no
net transition between the two working regions), however it
has the advantage, with respect to the Sqrt. method of being
compatible with shorter JFET lengths (given the small applied
VDS) and to be based on a “symmetrical biasing” of the JFET.
4) The “Rectangle” method: The “rectangle” method [21]
is a pinning voltage estimation technique based on the “rectan-
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Fig. 10. (a) Schematic drawin of the “rectangle” structure used for the
estimation of Vpin. (b) Schematic circuit of the test set-up of the rectangle
method. A current Iout is forced at the output. (c) Method working principle:
VFD is biased at 3.3 V and Vpin is retrieved as the Vout at saturation (as
it is assumed that no current flows in the structure once Vout > Vpin). In
practice, there is always a current flowing in the structure due to the thermionic
emission of carriers across the potential barrier at the PPD-TG interface (d)
or the barrier between the n+ output electrode and the PPD (e). As a result,
arbitrary pinning voltage values can be obtained depending on the chosen
Iout.
gle” structure shown in Fig. 10a. The equivalent circuit of the
test set-up and a schematic explanation of the method working
principle are also illustrated in Fig. 10. The FD is biased
at 3.3 V, whereas the PPD is left floating, and the output
potential Vout is monitored as a function of the TG biasing
voltage. A constant current Iout is injected in the PD. The
pinning voltage is extracted as the Vout potential at saturation.
No experimental data are available for the rectangle method.
However, like the FS method, this method is also based on the
assumption that measured output voltage corresponds to the
PPD potential and that once the PPD potential has reached
Vpin, no more current can flow in the structure. The same
considerations drawn for the FS method can be extended
to the “rectangle” method. In particular, as shown in Fig.
10e, saturation is reached only when the sub-threshold current
Isubth of the device formed by the series of the TG and of the
PPD JFET becomes equal to Iout. Therefore Vout can become
larger than Vpin. With respect to the floating diffusion method,
results obtained on “rectangle” devices can be even harder to
interpret, as measurements can be significantly affected by the
design of the TG. Therefore this method is not suitable for the
estimation of Vpin.
5) C-V method: Another approach which is used in the
industry to measure the pinning voltage is based on C-V
(capacitance-voltage) measurements on large arrays of par-
tially pinned photodiodes [15], [21] such as the one shown
in Fig. 11a3. The method consists in measuring the variation
of the capacitance Cmeas of a partially pinned diode as a
function of the applied biasing voltage Vbias. The working
principle is as following: as Vbias is increased, both the PPD
charge and CPPD decrease; when the PPD potential reaches
its maximum value (Vpin), CPPD becomes zero and Cmeas
3A TG can also be included in the structure between the PPD and the
biasing electrode.
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Fig. 11. (a) Cross-section of a partially pinned PD structure used for the
estimation of Vpin based C-V measurements. Structure can also include a
TG. (b) C-V measurements obtained on arrays of partially pinned photodiodes
with increasing PPD areas. Vpin is extracted as the biasing potential at which
Ctot reaches a plateau [15]. These data are a courtesy of A. Lahav, from
TowerJazz.
reaches its minimum value. Therefore Vpin is extracted as the
biasing voltage at which Cmeas reaches a plateau. An example
of experimental measurements obtained for different PPD sizes
is shown in Fig. 11b. With respect to JFET methods, this
approach has the disadvantage of requiring large test-structure
arrays (in order to reach a high enough output capacitance).
Furthermore, like in the CM, the pinning voltage is retrieved
from the saturation of a non linear characteristic, leading to
large value uncertainties depending on when one estimates
that the curve has ”reached the plateau”. Finally, experimental
measurements can be significantly affected by the numerous
parasitic capacitances involved in such set-up.
C. In-pixel methods
The in-pixel Vpin extraction method has been proposed by
Tan et al. in [16], then further discussed in [7], [17], [18].
The method consists in monitoring the electrical injection of
carriers in the PPD as a function of the injection potential Vinj
applied to the FD (by modulating VDDRST while the TG and
RST transistors are on). The timing diagram is shown in Fig.
12. After the injection phase, the TG is turned off, the FD is
reset (to sample the reference), then the TG is turned on again
to transfer the injected charge back to the FD and the signal
is sampled.
Figure 13 shows an example of an experimental pinning
voltage characteristic (output charge Qout as a function of
Vinj). Vpin is estimated as the Vinj potential above which direct
charge injection becomes zero. Whereas in [16], this potential
Fig. 12. Timing diagram for the in-pixel estimation of the pinning voltage
(reproduced from [7]). SHR and SHS are the signal for the sampling of the
reference and of the signal, respectively. The injection time is 40µs.
is retrieved by means of a linear fit of the pinning voltage
characteristic at small Vinj (linear method), the integral method
proposed in [7] takes into account the integration of charges
on the PPD capacitance. As was expected from the simulation
in Fig. 2 and Fig. 3, the PPD is far from being empty when
Vinj = Vpin. In particular, by looking at the pinning voltage
characteristic in logarithmic scale, it can be observed that the
PPD still contains a few percent of the initial charge.
Four main working regions can be identified on the charac-
teristic:
• In region A (Vinj < Vpin) charges are directly injected
in the PPD and Qout is a linear function of Vinj. This is
due to the fact that, as discussed in [7], in this region the
capacitance is a very weak function of the PPD potential
(and can therefore be approximated as constant). The
PPD charge measured at Vinj = 0 corresponds to the
Equilibrium Full Well capacity (EFWC) [3].
• In region B (∆Efnmax/q > Vinj > Vpin) charges are
injected in the PPD by thermionic emission. Since the
thermionic emission is an exponential function of the
potential barrier seen by electrons, the pinning voltage
characteristic is a logarithmic function of Vinj.
• In region C (Vinj > ∆Efnmax/q) the thermionic emission
is negligible (Qout ≈ 1e−), thus the PPD can be consid-
ered empty. ∆Efnmax/q can be estimated by finding the
intercept between the charge plateau (here ≈ 1e−) and
the fit of the logarithmic region.
• A forth working region, corresponding to the charge
partition regime [7] can be identified on the characteristic.
Whereas the other three regions mainly depend on the
injection phase, charge partition is due to the partition of
charge (that was located in the TG channel during charge
injection) between the FD and the PPD when the TG is
turned off to sample the reference.
As indicated in Fig. 13a, different parameters can be
estimated from the pinning voltage characteristic: Vpin (i.e.
∆Φmax), ∆Efnmax/q (which corresponds to the minimum
potential that must be applied to a well adjacent to the PPD
to completely empty the latter from minority carriers, i.e. to
the minimum TG channel to ensure a good charge transfer
efficiency), the Equilibrium Full Well Capacity (EFWC) [3]
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Fig. 13. (a) Pinning voltage characteristic plotted in linear and logarithmic
scales: injected charge Qinj vs. injection potential Vinj measured in the dark
at T = 60 ◦C. (b) Schematic potential diagram in regions A, B and C. The
curve has been measured on a 64× 128 4.5 µm-pitch PPD CIS pixel-array.
The PPD size is 2.5 µm× 2.5 µm. The charge to voltage conversion factor
is about 20 µV/e−.
and the TG channel potential ΦTG [7]). Note however, that
Vpin values estimated with this method should be handled
with care, since if the pixel presents a low CTE or if the
experimental conditions and the timing diagram are not set
carefully, wrong Vpin might be estimated [7].
IV. CONCLUSIONS
This work was dedicated to the definition of the pinning
voltage and to a comparative study of different methods that
are used in the CIS community to estimate the pinning voltage.
It has been shown that the definitions that are used in the lit-
erature to indicate the pinning voltage (∆Φmaxand ∆Efnmax)
correspond to two very different physical parameters, which
can differ by several hundreds of mV:
• ∆Φmax corresponds to the maximum PPD electrostatic
potential, and is the pinning voltage definition which
should be used to estimate the PPD EFWC [3].
• ∆Efnmax represents the minimum TG channel potential
that must be induced to fully empty the PPD of minority
carriers (neglecting charge partition phenomena and the
effect of the potential barrier between the PPD and the
TG).
In this study, Vpin was defined as ∆Φmax.
Fig. 14 presents the Vpin values estimated with the floating
source method, the current method and the square root method
for different PPD-JFET lengths. The figure also shows the
Vpin values estimated with the in-pixel methods on PPD CIS
arrays with different photodiode sizes. As expected, in-pixel
measurements are in good agreement with the Sqrt. method,
as they both provide an absolute value of the pinning voltage
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Fig. 14. Vpin as a function of the PPD-JFET channel width WJFET (or
minimum PPD width WPPD) extracted with the in-pixel method [16], with
the floating source method (Iout = 1 pA), with the current and with the Sqrt.
method. All the tested PPD-JFETs have a channel length LJFET = 20 µm
and have been designed in foundry A.
(therefore of ∆Φmax). The lower in-pixel Vpin value extracted
at WPPD = 2.5 µm can be explained by additional 3D effects
[11], [13] due to the combination of a small WPPD and a
small LPPD. It can also be observed that, even if the FS
method and the Cu. method do not provide an absolute value of
the pinning voltage (100 mV-300 mV higher here), they still
allow to observe relative pinning voltage variations resulting
from geometrical variations.
Test structure methods have the advantage of being based
on simple I-V or C-V measurements, that can be performed by
wafer probe. They also allow easy monitoring of the effect of
process variations and testing of many different PPD widths.
However, because of the presence of n+ implants on both
sides of the PPD channel, JFET measurements do not allow
to observe Vpin variations with LPPD. On the other hand, the
in-pixel approach gives less freedom in terms of the number of
variations that can be tested but provides an estimate of Vpin in
a real in-pixel environment, allowing observation of both the
effect of the width and length of the PPD. In addition, other
PPD CIS parameters , such as ∆Efnmax/q, the EFWC and the
TG channel potential [7] can be estimated from the pinning
voltage characteristic. For these reasons, the two approaches
should be considered complementary.
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